A novel idea by using copper (Cu) pillar is proposed in this study, which can replace the through-silicon-vias (TSV) technique in future three-dimensional (3D) architecture. The Cu pillar formation under external bias in an Al/Cu/Al 2 O 3 / TiN structure is simple and low cost. The Cu pillar is formed in the Al 2 O 3 film under a small operation voltage of <5 V and a high-current-carrying conductor of >70 mA is obtained. More than 100 devices have shown tight distribution of the Cu pillars in Al 2 O 3 film for high current compliance (CC) of 70 mA. Robust read pulse endurances of >10 6 cycles are observed with read voltages of −1, 1, and 4 V. However, read endurance is failed with read voltages of −1.5, −2, and −4 V. By decreasing negative read voltage, the read endurance is getting worst, which is owing to ruptured Cu pillar. Surface roughness and TiO x N y on TiN bottom electrode are observed by atomic force microscope and transmission electron microscope, respectively. The Al/Cu/Al 2 O 3 /TiN memory device shows good bipolar resistive switching behavior at a CC of 500 μA under small operating voltage of ±1 V and good data retention characteristics of >10 3 s with acceptable resistance ratio of >10 is also obtained. This suggests that high-current operation will help to form Cu pillar and lower-current operation will have bipolar resistive switching memory. Therefore, this new Cu/Al 2 O 3 / TiN structure will be benefited for 3D architecture in the future.
Background
Recently, resistive random access memory so-called RRAM has attracted great attention to the researchers owing to its simple metal-insulator-metal (M-I-M) structure, long endurance, low-power consumption, good data retention, and excellent scalability [1] [2] [3] [4] [5] . To observe the acceptable resistive switching behavior, some switching materials such as TaO x [6] [7] [8] , HfO x [9, 10] , and AlO x [11] [12] [13] show promise for future applications. Further, to obtain high-density and device scaling, different kinds of device structures have been reported [14] [15] [16] . Ho et al. [14] have fabricated a 9-nm half-pitch RRAM device using WO x material. Chen et al. [15] has fabricated a 10 × 10 nm 2 cross-point device using HfO x material. Kim et al. [16] has demonstrated a RRAM device with 'dash BE' having an effective device area of 5 nm × 65 nm using Pt electrodes for TaO x -based material. However, RRAM suffers to replace mainstream conventional FLASH memory even though it exhibits good scalability and high speed operation (few ns). Many challenges need to be overcome. One of the challenges of RRAM is to improve the integration density which can also compete with conventional FLASH in market. In recent days, the flash technology approaches its scaling limit in sub-20-nm regime and as an alternative, three-dimensional (3D) stackable NAND flash is feasible by using throughsilicon-vias (TSV) method [17, 18] . To obtain the similar device density as the product 3D flash, the 3D scalable (<20 nm) RRAM is necessary in the future which is demonstrated in literature rarely [19] [20] [21] . Yu et al. [19] and Chien et al. [20] have reported sidewall RRAM memories using HfO x and WO x materials, respectively. Kügeler et al. [21] have reported resistive switching effect in high-density 3D cross-point architecture using AlO x material. Basically, the cross-point memory devices have been reported by several groups. However, there is no report on interconnection of 3D architecture of RRAM, which is one of the bottlenecks to reach highdensity memory application. Therefore, a novel approach to form Cu pillar in the Al 2 O 3 material has been investigated for the first time. A simple M-I-M structure can be Figure 1 Proposed 3D cross-point architecture by using Cu pillar. Schematic view of proposed three-dimensional cross-point architecture with copper (Cu) pillar for high-density memory application. It is expected that five layers of cross-point RRAM devices will be connected by using Cu pillar through Al 2 O 3 isolation layer because Cu could be migrated through Al 2 O 3 film under external positive bias on the TE. This is the general theory from conductive bridging resistive random access memory (CBRAM) devices. transferred in the 3D cross-point architecture with Cu pillar for high-density, low-energy, and low-cost applications. By applying a positive voltage which is larger than the set voltage, the Cu pillar in an Al/Cu/Al 2 O 3 / TiN structure could be formed due to the migration of Cu ions and make contact from one stack to another stack as shown in Figure 1 . The Cu migration has a similar function with conductive bridging resistive random access memory (CBRAM). The Cu pillar diameter will be controlled through current limit of series transistor (T1-5), and this transistor will be used to control also the current compliance of RRAM or CBRAM devices.
To obtain 3D stack, the chemical-mechanical-polishing (CMP) will be used after Al 2 O 3 /BE (and/or Al 2 O 3 /TE) step. Due to this Cu pillar formation, the area consumed by cross-points will be lesser than that of the conventional cost-effective TSV method. It is well known that the TSV is used for 3D architecture. However, it has a high cost and still needs a larger area. To get a low-cost and high-density Cu interconnection for 3D stacks, 3D
architecture with Cu pillar would be a good alternative to overcome the aforementioned TSV issue [22] . In this cross-point architecture (Figure 1 ), the Cu as an oxidize electrode or top electrode (TE) could be used; other inert electrodes such as tungsten (W) and titanium-nitride (TiN) or bottom electrode (BE) could be used; and Al 2 O 3 film could be used as switching layer. The Al 2 O 3 film as a resistive switching material is very promising for future applications [10] [11] [12] [13] . This new idea of 3D RRAM using Cu pillar with Al 2 O 3 -based resistive switching memory is reported for the first time.
To succeed the 3D memory architecture with Cu pillar in the future, the via-hole with a size of 4 × 4 μm 2 was fabricated in an Al/Cu/Al 2 O 3 /TiN M-I-M structure in this study. Tight distribution of the Cu pillars for 100 devices is observed with a low formation voltage of <5 V and high current compliance (CC) of 70 mA. The formation of strong metallic path in Al 2 O 3 layer suggests that Cu pillar could be formed. The Cu pillars have long read pulse endurance of >10 6 cycles under positive read voltage; however, it has short read endurance under negative read voltages of less than −1. schematic view of our Al/Cu/Al 2 O 3 /TiN via-hole device is shown in Figure 2a . Optical microscope image of the via-hole with a size of 4 × 4 μm 2 is shown in Figure 2b . Both the TE and BE were also isolated from other devices. The surface roughness of the BE was observed by the atomic force microscopy (AFM) image in 3D (dimension), as shown in Figure 3a . The images were taken in tapping mode from Innova Scanning Probe Microscope (SPM) system. The average and root mean square (RMS) roughness values were found to be 2.66 and 3.28 nm, respectively. However, the TiN surface was oxidized and it became TiO x N y . The surface of TiN Be was also observed by transmission electron microscope (TEM, JEOL 2100 F, JEOL Ltd., Akishima-shi, Japan) with energy of 200 keV, as shown in Figure 3b . The thickness of TiO x N y layer was approximately 3.5 nm. During electrical measurement, the bias was applied on the Cu TE while the BE was grounded. All the electrical Results and discussion (Figure 4c ). The σ m values of currents at IRS and LRS are found to be 25.9 pA and 49.96 mA, whereas the standard deviation (σ s ) are 172.19 and 9.33, respectively. At V read of +2 V, the current through Cu pillar is 70 mA. This indicates that the current at LRS for the 100 devices follows the same current path. Tight distribution of high current at LRS indicates that strong Cu pillars are formed to connect each stack in 3D crosspoint architecture for high-density memory application. This Cu pillar should be a good alternative of conventional TSV for 3D integrated circuit (IC) interconnection because of a simple process and cost-effectiveness. ). The Cu filament reduction/oxidation was also observed in our previous work by using different materials such as TaO x [7] and GeO x [23] . Two step V RESET s are observed in this study. First, the filament is dissolved at −0.3 V. Second, the remaining filament is dissolved at −0.5 V. However, by applying further negative voltage on the TE, the Al 2 O 3 film will be breakdown or re-growth of Cu filament [23] could be observed because of the remaining Cu material on the BE. Therefore, the magnitude of negative bias is sensitive to control the resistive switching properly. The Cu ion migration is also confirmed by measuring the breakdown voltage of the Al 2 O 3 film in the Al/Cu/ Al 2 O 3 /TiN pristine devices. ) at high-voltage regions. This suggests that conduction mechanism of both LRS and HRS exhibits ohmic current conduction behavior. LRS is ohmic owing to Cu metallic path formed in the Al 2 O 3 film. On the other hand, when we apply negative bias on the TE, the Cu metallic path in the Al 2 O 3 film is partially dissolved; the rest of the part is metallic path; and Cu metals remain in the Al 2 O 3 film. This causes also the ohmic conduction behavior at HRS. Figure 7a shows good data retention characteristics of >10 3 s at CC of 500 μA. After 10 3 s, memory device maintains >10 resistance ratio, which is acceptable for future non-volatile memory application. Figure 7b represents the read endurance characteristics of the Cu pillars in the Al/Cu/Al 2 O 3 /TiN M-I-M structures. After applying high CC of 50 mA on the pristine devices, we check the read endurance characteristics of LRS at different positive and negative read voltages of +1, +4, −1, −1.5, −2, and −4 V accordingly. The Cu pillars have robust read endurances of >10 6 cycles with no degradation under V read of +1, +4, and −1 V accordingly. The stress pulse width is 500 μs and read pulse width is 10 ms. At V read of +1 V, initial read current is 50 mA. The current decreases slightly to approximately 40 mA after 10 6 cycles. This indicates that some weak Cu filaments are broken during read pulse endurance at a high value of negative voltage. At V read of +4 V, the Cu pillars are stronger (>10 6 cycles) because Cu could be diffused under high positive voltage on the TE. Even at V read of −1 V, the longer and stable read endurance is observed. This suggests that the Cu pillar is not dissolved with a negative voltage of −1 V on the TE. However, failure of read cycles with increasing negative voltage is observed. The read cycles of approximately 350,000, 2,000, and 100 are observed with V read of −1.5, −2, and −4 V, respectively. This suggests that the Cu pillar is ruptured under a lower voltage of less than −1.5 V, and it is owing to joule heating by random stress. This suggests that reliable Cu pillar is observed with operation voltage of larger than −1 V, and it is destroyed with operation voltage of lower than −1.5 V. It seems that the resistive switching memory device can be programmed under positive voltage through Cu pillar; however, it is not possible to erase through Cu pillar if it needs lower voltage than that of −1.5 V. Further study is needed to improve Cu pillar robustness under negative voltage on the Cu electrode.
Conclusions
The Cu pillars are formed in Al/Cu/Al 2 O 3 /TiN structure under a small voltage of <5 V and a high current of 70 mA. Tight distribution of robust Cu pillars for 100 randomly measured devices with an average current of approximately 50 mA at a V read of 1 V is observed. The Cu pillars have long read pulse endurance of >10 6 cycles under positive read voltage. Although, the read pulse endurance under negative read voltage is worst due to Cu dissolution partially. On the other hand, our Al/Cu/Al 2 O 3 /TiN memory device shows good bipolar resistive switching behavior at a CC of 500 μA. Good data retention characteristics of >10 3 s with acceptable resistance ratio of >10 is observed. It is expected that this novel idea to achieve high-density memory through 3D interconnect will have a good alternative of traditional TSV technique owing to a low cost and simple way.
